In this paper, we demonstrate threshold voltage (V T ) adjustment for Mo-gated ultra-thin-body (UTB) silicon-on-insulator (SOI) MOSFETs by nitrogen ( 14 N þ ) implantation for the first time. In order to avoid dopant fluctuation effects and impurity scattering, a lightly doped (10 15 cm À3 ) Si body is used without degrading the short channel effects by virtue of an ultra-thin body. Metallic gate materials are desirable for reducing resistance, and for eliminating the gate depletion effect as well as dopant penetration through an ultra-thin gate dielectric. The V T for Mo-gated UTB SOI p-channel MOSFET is À0:2 V, and it can be shifted by approximately À65 mV for every 1 Â 10 15 cm À2 increment in 14 N þ implant dose. An estimated dose of 6{8 Â 10 15 cm À2 is needed for achieving low V T (0.2-0.3 V) Mo-gated UTB SOI n-channel MOSFET.
Introduction
Controllability of off-state leakage current, with retention of large on-state drive current, is the primary challenge for scaling complementary metal oxide semiconductor (CMOS) transistor gate lengths into the nanoscale regime. Fully depleted ultra-thin-body (UTB) silicon-on-insulator (SOI) metal oxide semiconductor field effect transistor (MOSFET) structures provide excellent suppression of short channel effects and performance improvement, and hence are promising for sub-70 nm CMOS technology. [1] [2] [3] [4] In order to avoid mobility degradation and threshold-voltage (V T ) variation due to channel dopant fluctuations, 5) it is desirable to use an undoped or very lightly doped (<10 17 cm À3 ) silicon body. In this case, V T adjustment must be achieved by gate work function engineering, in the range from 4.4-5.0 V for a fully depleted SOI CMOS technology. 6) Ideally, the technique for adjusting the gate work function should not utilize common dopants in Si, in order to avoid problems due to dopant penetration through ultra-thin gate dielectrics during the source/drain (S/D) annealing step(s). 7) These requirements essentially rule out polycrystalline silicon (poly-Si) as a candidate gate material for nanoscale UTB SOI CMOSFETs.
For simplicity of process integration, it is preferable to deposit a single gate material and subsequently adjust its work function selectively (e.g. in the n-channel vs. p-channel regions) as required. Wakabayashi et al. 8) proposed a titanium nitride (TiN x ) gate technology in which the work function of the gate is adjusted by the nitrogen concentration in the TiN x film. However, the range of work functions achievable with this method (4.44-4.55 V) is inadequate for CMOS application. Recently, Ranade et al. 9) demonstrated that the work function of molybdenum (Mo) can be adjusted over a wide range (4.4-5.0 V) by nitrogen ( 14 N þ ) implantation followed by thermal annealing. In this paper, Mo is applied as the gate material to achieve the proper V T in pchannel UTB SOI MOSFETs for the first time, and V T adjustment via nitrogen implantation is demonstrated. The MOSFET fabrication process is described in §2. Characterization results are presented and discussed in §3, followed by a summary in §4.
Device Fabrication
A transmission electron microscopy (TEM) cross-section of a UTB SOI MOSFET is shown in Fig. 1 . The sequence of ''front-end'' process steps used to fabricate p-channel UTB SOI MOSFETs is depicted in Fig. 2 . The starting substrates were Unibond 10) SOI wafers, with 100-nm-thick lightly doped p-type ( ¼ 10{15 -cm) (100) silicon on 400-nmthick buried oxide. The silicon film was thinned down to $15 nm by thermal oxidation. The body thickness was chosen not to be too thin, to avoid threshold voltage (V T ) shifts due to quantum confinement. 11) Isolation is simply achieved by patterning the Si into active-area islands, without the need for further dielectric deposition and planarization processes because of the small step height (<15 nm). After active-area patterning, a 3.0-nm-thick SiO 2 gate dielectric was formed by thermal oxidation, and a 40-nm-thick layer of Mo was deposited at 200 C using a DC magnetron sputtering system (10 À7 Torr base pressure). Then, nitrogen implantation was performed at various doses for V T adjustment (see Table I ). Afterwards, in-situ phosphorus doped poly-Si and a hard mask low-temperature oxide (LTO) layer were sequentially deposited. The purpose of the hard mask was to prevent shorting of the source and drain (S/D) during the subsequent selective deposition of germanium (Ge) to form raised S/D contact regions (see Fig. 1 ). A highly selective dry etch process (selectivity >70 : 1) was developed to etch the Mo gate on thin gate oxide. After gate-sidewall spacer formation, Ge was deposited selectively by low-pressure chemical vapor deposition (LPCVD) and source/drain (S/D) dopants were implanted. Device fabrication was completed with a 60 s, 700 C rapid thermal anneal (RTA) in N 2 ambient to activate the implanted S/D dopants. This rather conservative anneal was used because Ge and Si intermixing is known to be enhanced in the presence of dopants, 12) for the formation of abrupt and shallow p-n junctions with low thermal budget.
Results and Discussion
The thermal stability of Mo in contact with SiO 2 gate dielectric at various temperatures was first investigated using bulk-Si MOS capacitors and rapid thermal annealing in N 2 . Figure 3 shows the measured high-frequency C-V curves. For annealing temperatures up to 900 C, the accumulation capacitance does not change at all. The capacitance decreases after a 1000 C anneal, however, due to Mo reacting with SiO 2 . These results indicate that Mo is thermodynamically stable on SiO 2 at temperatures up to 900 C, which is sufficient for S/D dopant activation in UTB SOI MOSFET structures. Figure 4 shows the measured high-frequency C-V curves for UTB SOI p-channel MOSFETs implanted with various doses of nitrogen ( 14 N þ ). The measurement set-up used is shown in the inset of Fig. 4; 13) when the channel is inverted, the measured capacitance corresponds to the gate dielectric capacitance. Note that the inversion capacitance does not decrease with increasingly negative gate voltage, i.e. there is no gate-depletion effect for Mo gate. The threshold voltage is seen to shift to more negative values with increasing nitrogen implant dose.
In order to investigate the mechanism of the V T shift, Xray diffraction (XRD) analysis was performed on Mo films annealed at 900 C for 1 min. A comparison of the results for unimplanted vs. implanted films is shown in Fig. 5 . The implanted sample shows several diffraction peaks corresponding to Mo 2 N. From secondary ion mass spectroscopy (SIMS) analysis, it was previously determined that the implanted nitrogen segregates to the Mo-SiO 2 interface upon thermal annealing, and that the concentration of nitrogen at the interface is dependent on the implanted nitrogen dose. 14) These results together indicate that the Mo film is chemically changed into Mo 2 N at the interface, to effect a reduction in gate work function and thereby a shift in V T . Even though the fundamental correlation between metal chemistry and work function is not yet understood, both the (200) orientations. It is likely that these less densely packed planes have lower work functions. It is also likely that the presence of Mo-N bonds (as opposed to Mo-Mo bonds) makes the surface more reactive (lower work function). It should be noted that a similar work function lowering phenomenon was observed using another means of introducing nitrogen, namely solid source diffusion from a TiN film. 15) V T values for the Mo-gated UTB SOI p-channel MOSFETs were extracted using the maximum transconductance (g m,max ) method, as shown in Fig. 6 . The V T for unimplanted Mo-gate devices is À0:2 V, and the V T shifts by approximately À65 mV for every 1 Â 10 15 cm À2 increment in 14 N þ implant dose. Thus, the threshold voltage for the UTB SOI MOSFETs can be adjusted via Mo-gate work function engineering. In order to achieve the desired V T (0.2-0.3 V) in UTB SOI n-channel MOSFETs, an estimated dose of 6{8 Â 10 15 cm À2 would be needed. Figure 7 shows the subthreshold I d -V g characteristics for UTB SOI p-channel MOSFETs. The subthreshold slope is somewhat high ($100 mV/dec) for each sample, considering that the body thickness (T Si ) is more than 4 times smaller than the gate length (L GATE ) so that the subthreshold slope should be nearly ideal ($60 mV/dec).
2) This may be due damage incurred during the sputter deposition of Mo, which can be avoided by using a chemical vapor deposition (CVD) method. It should be noted that since the Mo film has the 4.0x10 -6 6.0x10 -6 8.0x10 -6 1.0x10 -5 Transconductance, gm (A/V) columnar crystal structure, low-energy and large tilted-angle implantation can prevent 14 N þ implant damage with reduced channeling effect. 16) Figure 8 shows measured I d -V d characteristics for the UTB SOI p-MOSFETs. The channel length modulation is greatly reduced because the ultra-thinbody (UTB) SOI MOSFETs can effectively prevent the drain field from affecting the channel potential. The low drain current (I d ) is mainly due to the insufficient overlap of source/drain with gate, which is caused by the unintended lateral etching of Mo film during the cleaning process (see Fig. 1 ).
Summary
Metal gate work function engineering is demonstrated to be a feasible approach for adjusting the threshold voltage (V T ) of UTB SOI MOSFETs for the first time. The range of work function values achievable with Mo gate technology makes it an attractive candidate for future nano-scale CMOS technologies employing UTB SOI MOSFETs, particularly for low power and high performance applications. 
